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Introduction
Analog circuits implemented in subthreshold CMOS are attractive because they consume little power and are compatible with standard CMOS processes 7, 4 . Continuous-time linear ltering of audio signals, for applications such as hearing aids, is one class of analog circuits for which subthreshold CMOS poses a particular challenge. The reason is that subthreshold current in a CMOS device depends exponentially on the gate voltage. Indeed, a model for the current in an NMOS device operating below threshold is 7, 4, 1 The relative width-to-length ratio m of the transistor pairs is used to a ect the shape of the transconductance function. Two possible criteria for optimizing the linear range are equiripple and maximal atness 5 . Maximal atness is perhaps the best choice, since it provides for a more robust design strategy against device mismatch. With one degree of freedom, the rst nonzero derivative o f G will be set to zero. Setting the second derivative equal to zero, we nd that the only positive root that is greater than one occurs at m = 2 + p 3, independent o f I b , , and U t . For the same parameter values as before, the linear range is 58.4 mV, or approximately four times that of the basic di erential pair. In Fig. 2b we plot normalized G as a function of V DM .
II.The di usor, proposed in 2 , is discussed extensively in 1 . Fig. 1c Setting the second derivative o f G equal to zero, we nd the only positive root occurs at m = 0 :5. For the same circuit conditions, the linear range is identical to that of the transconductor with two asymmetric di erential pairs. A plot of normalized G is given in Fig. 2c .
III.A di erential pair with source degeneration via a single di usor is shown in Fig. 1d . The same circuit topology, as applied to above threshold CMOS, can be found in 6 . The conductivity of the di usor is determined by the relative width-tolength ratio and the applied gate potential V GC . Setting the second derivative equal to zero, the only positive root occurs at m = 0 :25. For the same circuits conditions, the linear range is 116.8 mV, or double the rst two linearization schemes. Fig. 2d shows normalized G as a function of V DM . A disadvantage of this linearizing technique is that it requires common-mode circuitry to ensure that the input signals operate around V GC .
Experimental Results and Conclusions
The transconductance functions of the basic di erential pair and the di erential pair with a single di usor were measured using an SR850 lock-in. All transistors had a width of 1377.6 m and length of 4.8 m. Chips were fabricated in a standard 1.2 m n-well process. We v aried V GC at the gate of the di usor in Fig. 1d in order to control its conductivity. Fig. 3 shows experimental data. The linear range of the basic di erential pair is measured as 18.6 mV, while that of the transconductor with a single di usor is 133.6 mV. The improvement in linear range is approximately seven times, or roughly ten percent l o wer than that predicted. This discrepancy may be attributed to such non-idealities as a nonzero drain-to-source conductance and variations in . Three linearizing techniques have been described, analyzed, and, optimized for use in subthreshold CMOS circuit design. These linearizing schemes o er signi cantly higher linear range than the basic transconductor. The single di usor yields the highest linear range 116.8 mV; however, it requires extra common-mode voltage circuitry. The symmetric di usors and two asymmetric di erential pairs o er half the linear range, but no common-mode circuitry is required. One useful property of the subthreshold transconductors analyzed in this work is that optimal transistor scaling is independent of the bias current.
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